2C address. The master always generates the clock, but, depending on the desired direction of data flow, either the master or the slave could be the transmitter on the data line.
2C clock-extension (wait-stating), you would need a bidirectional level-shifting circuit.
2 is on, so SDA_NEG~VEE (logic low).
2C modes of operation.