转载地址:http://blog.csdn.net/zzwu/article/details/54810162

 

(转)RISC-V结构逻辑图

 

说明:

执行6级流水作业:

1. fetch(取指)

2. decode(译码)

3. dispatch/renaming(分发/重命名)

4. select/wakeup(选择/唤醒)

5. execution/mem access/finish(执行/存取/结束)

6. complete/retire(完成/恢复)

 

六级流水作业的另一种划分说法:

The six-stage pipeline should be divided into the following stages:

  • Instruction Fetch (取指)-- request instruction from iMem and update PC
  • Decode(译码) -- receive response from iMem and decode instruction
  • Register Fetch(取寄存器) -- read from the register file
  • Execute(执行) -- execute the instruction and redirect the processor if necessary
  • Memory(存储) -- send memory request to dMem
  • Write Back(回写) -- receive memory response from dMem (if applicable) and write to register file

相关文章:

  • 2021-07-27
  • 2022-01-29
  • 2021-09-30
  • 2021-10-03
  • 2021-12-31
  • 2021-11-07
  • 2021-05-02
  • 2022-01-04
猜你喜欢
  • 2021-07-09
  • 2022-12-23
  • 2022-02-19
  • 2021-11-14
  • 2021-11-22
  • 2021-12-15
相关资源
相似解决方案