DDR3 FLYBY and READ/WRITE Leveling

For signal integraty, the command bus are routed by fly-by type with a Rtt. As a result, there is a timing skew b/w the command bus and data bus among different DRAM chips. To align the timing, READ/WRITE leveling operations are needed.